Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture

Alexandre M. Amory, Marcelo Lubaszewski, Fernando G. Moraes +1

The increasing complexity and the short life cycles of embedded systems are pushing the current system-on-chip designs towards a rapid increasing on the number of programmable proc…