Logic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality

Matthias Beck, Olivier Barondeau, Martin Kaibel +3

This paper addresses delay test for SOC devices with high frequency clock domains. A logic design for on-chip high-speed clock generation, implemented to avoid expensive test equip…