Accelerating Algorithms using a Dataflow Graph in a Reconfigurable System

Jorge Luiz e Silva, Joelmir Jose Lopes, Bruno de Abreu Silva +1

In this paper, the acceleration of algorithms using a design of a field programmable gate array (FPGA) as a prototype of a static dataflow architecture is discussed. The static dat…