1 paper
Jim Jing-Yan Wang, Lan Yang, Jingbin Wang +1
In the design flow of integrated circuits, chip-level verification is an important step that sanity checks the performance is as expected. Power grid verification is one of the mos…