Machine Learning Framework for Early Power, Performance, and Area Estimation of RTL

Anindita Chattopadhyay, Vijay Kumar Sutrakar

A critical stage in the evolving landscape of VLSI design is the design phase that is transformed into register-transfer level (RTL), which specifies system functionality through h…