1 citations · 1 across the 1 of their papers we have counts for
1 paper
Sunil Jadav, Munish Vashistah, Rajeevan Chandel
Speed is a major concern for high density VLSI networks. In this paper the closed form delay model for current mode signalling in VLSI interconnects has been proposed with resistiv…