Exploiting Challenges of Sub-20 nm CMOS for Affordable Technology Scaling

Kaushik Vaidyanathan

For the past four decades, cost and features have driven CMOS scaling. Severe lithography and material limitations seen below the 20 nm node, however, are challenging the fundament…