1 paper
Hervé Paulino, Nuno Delgado
Multi-core architectures feature an intricate hierarchy of cache memories, with multiple levels and sizes. To adequately decompose an application according to the traits of a parti…