4 citations · 4 across the 1 of their papers we have counts for
1 paper
H. Sun, Q. Sun, S. Biereigel +14
We present the test results of a low jitter Phase Locked Loop (PLL) prototype chip for the CMS Endcap Timing Layer readout chip (ETROC). This chip is based on the improved version…