Dynamic Write-Voltage Design and Read-Voltage Optimization for MLC NAND Flash Memory

Runbin Cai, Yi Fang, Zhifang Shi +2

To mitigate the impact of noise and interference on multi-level-cell (MLC) flash memory with the use of low-density parity-check (LDPC) codes, we propose a dynamic write-voltage de…