1 paper
Yu Chen, Shuo Yang, Rahul Mangharam +1
In this paper, we investigate the problem of synthesizing controllers for temporal logic specifications under security constraint. We assume that there exists a passive intruder (e…