activity
20102026
most citedNaNet: a flexible and configurable low-latency NIC for real-time trigger systems based on GPUs

24 citations · 153 across the 33 of their papers we have counts for

collaborators
Showing 2013 · cs.ARShow all

1 paper · 2 filters

cs.AR2013

Architectural improvements and 28 nm FPGA implementation of the APEnet+ 3D Torus network for hybrid HPC systems

Roberto Ammendola, Andrea Biagioni, Ottorino Frezza +7

Modern Graphics Processing Units (GPUs) are now considered accelerators for general purpose computation. A tight interaction between the GPU and the interconnection network is the…