1 paper
Sugreev Kaur, Rajesh Mehra
This paper presents a high speed and area efficient DWT processor based design for Image Compression applications. In this proposed design, pipelined partially serial architecture…