PowerPlanningDL: Reliability-Aware Framework for On-Chip Power Grid Design using Deep Learning

Sukanta Dey, Sukumar Nandi, Gaurav Trivedi

With the increase in the complexity of chip designs, VLSI physical design has become a time-consuming task, which is an iterative design process. Power planning is that part of the…