1 paper
Yichen Yang, Jingtao Li, Nishil Talati +5
The irregular nature of memory accesses of graph workloads makes their performance poor on modern computing platforms. On manycore reconfigurable architectures (MRAs), in particula…