Adding Explicit Load-Acquire and Store-Release Instructions to the RISC-V ISA

Bryce Arden, Zachary Susskind, Brendan Sweeney

Weak memory models allow for simplified hardware and increased performance in the memory hierarchy at the cost of increased software complexity. In weak memory models, explicit syn…