Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation

Mu-Chi Chen, Po-Hsuan Huang, Yu-Hung Kao +6

Recent advances in large language models have improved code generation, but their use in hardware description languages is still limited. Moreover, training data and testbenches fo…