Reverse Engineering Word-Level Models from Look-Up Table Netlists

Ram Venkat Narayanan, Aparajithan Nathamuni Venkatesan, Kishore Pula +2

Reverse engineering of FPGA designs from bitstreams to RTL models aids in understanding the high level functionality of the design and for validating and reconstructing legacy desi…