VeriBugBench: An Empirically Grounded Framework for Constructing Verilog RTL Debugging Benchmarks

Xiankai Meng, Kejian Feng, Xinlin Zhao +4

RTL source-level debugging research requires benchmark artifacts that provide faulty designs together with precise change locations, executable test stimuli, and reproducible confi…