Acceleration for Timing-Aware Gate-Level Logic Simulation with One-Pass GPU Parallelism

Weijie Fang, Yanggeng Fu, Jiaquan Gao +3

Witnessing the advancing scale and complexity of chip design and benefiting from high-performance computation technologies, the simulation of Very Large Scale Integration (VLSI) Ci…