A 9 Transistor SRAM Featuring Array-level XOR Parallelism with Secure Data Toggling Operation

Zihan Yin, Annewsha Datta, Shwetha Vijayakumar +2

Security and energy-efficiency are critical for computing applications in general and for edge applications in particular. Digital in-Memory Computing (IMC) in SRAM cells have wide…