GSA to HDL: Towards principled generation of dynamically scheduled circuits

Aditya Rajagopal, Diederik Adriaan Vink, Jianyi Cheng +1

High-level synthesis (HLS) refers to the automatic translation of a software program written in a high-level language into a hardware design. Modern HLS tools have moved away from…