1 paper
Parampuneet Kaur Thind, Vaibhav Katturu, Giacomo Zema +1
Designing deep networks that meet strict latency and accuracy constraints on edge accelerators increasingly relies on hardware-aware optimization, including neural architecture sea…