Floating Point HUB Adder for RISC-V Sargantana Processor

Gerardo Bandera, Javier Salamero, Miquel Moreto +1

HUB format is an emerging technique to improve the hardware and time requirement when round to nearest is needed. On the other hand, RISC-V is an open-source ISA that many companie…