1 paper
S. Akshay, Eliyahu Basa, Supratik Chakraborty +1
Given a Linear Temporal Logic (LTL) formula over input and output variables, reactive synthesis requires us to design a deterministic Mealy machine that gives the values of outputs…