Maximizing Memory-Level Parallelism via Integrated Stochastic Logic-in-Memory Architectures

Farzad Razi, Mehran Moghadam, Sercan Aygun +2

Today's high-performance architectures are increasingly constrained by data movement latency and energy overhead, as the slowdown of single-core performance scaling coincides with…