Automatic latency balancing in VHDL-implemented complex pipelined systems

Wojciech M. Zabolotny

Balancing (equalization) of latency in parallel paths in the pipelined data processing system is an important problem. Without that the data from different paths arrive at the proc…