Multiplier Design Addressing Area-Delay Trade-offs by using DSP and Logic resources on FPGAs

Andreas Böttcher, Martin Kumm

The major challenge when designing multipliers for FPGAs is to address several trade-offs: On the one hand at the performance level and on the other hand at the resource level util…