Validity-Preserving Hierarchical RL for Joint Routing and Switch Placement in EDA

Dorian Gailhard, Ugo Lecerf, Enzo Tartaglione +2

Routing and switch placement are fundamental combinatorial optimization problems in chip design, requiring the joint optimization of routing topology and physical placement under s…