An FPGA-ASIC Co-Design Framework for Capacity-Constrained Physics-Based Ising Chips

Ruihong Yin, Yue Zheng, Chaohui Li +6

When a problem exceeds an analog Ising machine's spin capacity it cannot be solved in one shot: a digital orchestration layer must iteratively decompose the graph, clamp boundary s…