1 paper
Jing Xiong, Qi Han, Chenchen Ding +4
LLMs can generate hardware descriptions from natural language specifications, but the resulting Verilog often contains width mismatches, combinational loops, and incomplete case lo…