Enhancing Instruction Prefetching via Cache and TLB Management

Alexandre Valentin Jamet, Georgios Vavouliotis, Marti Torrents +2

Modern server workloads exhibit massive instruction footprints that heavily pressure the processor front-end, making L1 instruction (L1I) prefetching critical for sustaining perfor…