A Highly Parallel FPGA Implementation of Sparse Neural Network Training

Sourya Dey, Diandian Chen, Zongyang Li +4

We demonstrate an FPGA implementation of a parallel and reconfigurable architecture for sparse neural networks, capable of on-chip training and inference. The network connectivity…