1 paper
Brayden Louie, Thinh P. Nguyen, Matt Liberty +1
Memory inference remains a significant challenge in turnkey ASIC design flows. Inferring flip-flops from RTL can create thousands of densely interconnected instances which dramatic…