ARMOR: Accelerating RTL Simulation by Mitigating the Front-End Bottleneck Using Node Compression

Jiaping Tang, Jianan Mu, Zhiteng Chao +3

RTL simulation is indispensable in chip design. High-performance simulators typically lower each node in the RTL graph into an instruction sequence. Although this per-node lowering…