1 paper
Fangzhou Liu, Peiyi Han, Jiawei Liu +5
Logic synthesis transforms RTL designs into gate-level netlists, where PPA results are highly sensitive to the choice of optimization commands, making synthesis tuning both high-di…