1 paper · 1 filter
Po-Chuan Wang, Dongwon Jang, Eknath Sarkar +5
We propose a monolithic-3D (M3D) 6T SRAM at the 2nm node, integrating BEOL IGO pass-gates (PGs) with an all-silicon nanosheet latch, buried power rails (BPRs), and Ru interconnects…