FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation

Chengzhen Meng, Xiuzhuang Chen, Bingcai Sui +3

The rapid advancement of AI workloads and domain-specific architectures has led to increasingly diverse processor microarchitectures, whose design exploration requires fast and acc…