WCET analysis of multi-level set-associative instruction caches

Damien Hardy, Isabelle Puaut

With the advent of increasingly complex hardware in real-time embedded systems (processors with performance enhancing features such as pipelines, cache hierarchy, multiple cores),…