LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification

Karthik Maddala, Bhabesh Mali, Chandan Karfa

Writing SystemVerilog Assertions (SVA) is an important but complex step in verifying Register Transfer Level (RTL) designs. Conventionally, experts need to understand the design sp…