A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells

Naser Khatti Dizabadi, Ceyda Elcin Kaya

This paper presents a low-power cache architecture based on the series interconnection of conventional 6-transistor static random-access memory (6T SRAM) cells. The proposed approa…