3 citations · 7 across the 3 of their papers we have counts for
Showing cs.ARShow all
2 papers · 1 filter
cs.AR2024★ 3 cited
SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators
Giovanni Brignone, Roberto Bosio, Fabrizio Ottati +2
High-level synthesis (HLS) aims at democratizing custom hardware acceleration with highly abstracted software-like descriptions. However, efficient accelerators still require subst…
cs.AR2023★ 1 cited
A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs
Giovanni Brignone, Mihai T. Lazarescu, Luciano Lavagno
High-level synthesis (HLS) enhances digital hardware design productivity through a high abstraction level. Even if the HLS abstraction prevents fine-grained manual register-transfe…