Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6

Umberto Laghi, Simone Manoni, Emanuele Parisi +1

In this work, we present the design and evaluation of a Processor Tracing System compliant with the RISC-V Efficient Trace specification for Instruction Branch Tracing. We integrat…