Bottom-Up Generation of Verilog Designs for Testing EDA Tools

João Victor Amorim Vieira, Luiza de Melo Gomes, Rafael Sumitani +4

Testing Electronic Design Automation (EDA) tools rely on benchmarks -- designs written in Hardware Description Languages (HDLs) such as Verilog, SystemVerilog, or VHDL. Although co…