FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors

Kun Qin, Xiaorang Guo, Martin Schulz +1

Processor design and verification require a synergistic approach that combines instruction-level functional simulations with precise hardware emulations. The trade-off between spee…