most citedLow latency FPGA implementation of twisted Edward curve cryptography hardware accelerator over prime field

5 citations · 5 across the 3 of their papers we have counts for

collaborators
Showing cs.ARShow all

1 paper · 1 filter

cs.AR2025

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI

Hong Ding, Chia Chao Kang, SuYang Xi +3

This research introduces an FPGA-based hardware accelerator to optimize the Singular Value Decomposition (SVD) and Fast Fourier transform (FFT) operations in AI models. The propose…