most citedFlexing RISC-V Instruction Subset Processors to Extreme Edge

6 citations · 6 across the 2 of their papers we have counts for

collaborators
Showing cs.ARShow all

2 papers · 1 filter

cs.AR2025

Lifetime-Aware Design for Item-Level Intelligence at the Extreme Edge

Shvetank Prakash, Andrew Cheng, Olof Kindgren +13

We present FlexiFlow, a lifetime-aware design framework for item-level intelligence (ILI) where computation is integrated directly into disposable products like food packaging and…

cs.AR2025★ 6 cited

Flexing RISC-V Instruction Subset Processors to Extreme Edge

Alireza Raisiardali, Konstantinos Iordanou, Jedrzej Kufel +3

This paper presents an automated approach for designing processors that support a subset of the RISC-V instruction set architecture (ISA) for a new class of applications at Extreme…