most citedCMOS-Compatible, Wafer-Scale Processed Superconducting Qubits Exceeding Energy Relaxation Times of 200us

1 citations · 1 across the 5 of their papers we have counts for

collaborators
Showing quant-phShow all

5 papers · 1 filter

quant-ph2026

Surface Optimization of Superconducting Aluminum Resonators for Robust Quantum Device Fabrication

Simon J. K. Lang, Ignaz Eisele, Alwin Maiwald +8

Aluminum (Al) remains the central material for superconducting qubits, and considerable effort has been devoted to optimizing its deposition and patterning for quantum devices. How…

quant-ph2025

Stability studies on subtractively-fabricated CMOS-compatible superconducting transmon qubits

Chawki Dhieb, Johannes Weber, Samuel Taubenberger +12

Developing fault-tolerant quantum processors with error correction demands large arrays of physical qubits whose key performance metrics (coherence times, control fidelities) must…

quant-ph2025

3D-Integrated Superconducting qubits: CMOS-Compatible, Wafer-Scale Processing for Flip-Chip Architectures

T. Mayer, H. Bender, S. J. K. Lang +16

In this article, we present a technology development of a superconducting qubit device 3D-integrated by flip-chip-bonding and processed following CMOS fabrication standards and con…

quant-ph2025★ 1 cited

CMOS-Compatible, Wafer-Scale Processed Superconducting Qubits Exceeding Energy Relaxation Times of 200us

T. Mayer, J. Weber, E. Music +12

We present the results of an industry-grade fabrication of superconducting qubits on 200 mm wafers utilizing CMOS-established processing methods. By automated waferprober resistanc…

quant-ph2025

CMOS-compatible processing and room-temperature characterization on wafer-level for scalable quantum computing

S. J. K. Lang, T. Mayer, J. Weber +10

We report on an industry-grade CMOS-compatible qubit fabrication approach using a CMOS pilot line, enabling a yield of functional devices reaching 92.8 %, with a resistance spread…