Showing cs.ARShow all
2 papers · 1 filter
cs.AR2024
Verifying Non-friendly Formal Verification Designs: Can We Start Earlier?
Bryan Olmos, Daniel Gerl, Aman Kumar +1
The design of Systems on Chips (SoCs) is becoming more and more complex due to technological advancements. Missed bugs can cause drastic failures in safety-critical environments le…
cs.AR2024
Automated Formal Verification of a Highly-Configurable Register Generator
Shuhang Zhang, Bryan Olmos, Basavaraj Naik
Registers in IP blocks of an SoC perform a variety of functions, most of which are essential to the SoC operation. The complexity of register implementation is relatively low when…