activity
20092020
most citedQuality assessment metrics for edge detection and edge-aware filtering: A tutorial review

39 citations · 97 across the 11 of their papers we have counts for

collaborators
Showing cs.ETShow all

25 papers · 1 filter

cs.ET2020

AM-DCGAN: Analog Memristive Hardware Accelerator for Deep Convolutional Generative Adversarial Networks

Olga Krestinskaya, Bhaskar Choubey, Alex Pappachen James

Generative Adversarial Network (GAN) is a well known computationally complex algorithm requiring signficiant computational resources in software implementations including large amo…

cs.ET2019

An overview of memristive cryptography

Alex Pappachen James

Smaller, smarter and faster edge devices in the Internet of things era demands secure data analysis and transmission under resource constraints of hardware architecture. Lightweigh…

cs.ET2018

Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

Kazybek Adam, Kamilya Smagulova, Olga Krestinskaya +1

The automated wafer inspection and quality control is a complex and time-consuming task, which can speed up using neuromorphic memristive architectures, as a separate inspection de…

cs.ET2018

Impact of Integrated Circuit Packaging on Synaptic Dynamics of Memristive Devices

Aidana Irmanova, Grant A. Ellis, Alex Pappachen James

The memristor can be used as non volatile memory (NVM) and for emulating neuron behavior. It has the ability to switch between low resistance and high resistance values $R…

cs.ET2018

Memristive LSTM network hardware architecture for time-series predictive modeling problem

Kazybek Adam, Kamilya Smagulova, Alex Pappachen James

Analysis of time-series data allows to identify long-term trends and make predictions that can help to improve our lives. With the rapid development of artificial neural networks,…

cs.ET2018

Programmable Memristive Threshold Logic Gate Array

Olga Krestinskaya, Akshay Kumar Maan, Alex Pappachen James

This paper proposes the implementation of programmable threshold logic gate (TLG) crossbar array based on modified TLG cells for high speed processing and computation. The proposed…